Recently, the expanding interest in unlicensed band of 60 GHz for wireless communications has led to the development of RFICs operating up to the range of millimeter wave. High data rate wireless systems such as WPANs and point-to-point links can be implemented due to the availability of large bandwidth.
Neglecting the impact of gate-drain capacitance (C gd ), R in is the real part of input matching and X in is the imaginary part of input matching respectively, shown in equations (1) and (2).
(1)
(2) Where C gs is the gate to source capacitance, the transconductance is g m and coupling coefficient between inductors L g and L s is k, which lies between -1 to +1. To provide impedance matching the real part R in must be equal to 50 Ohms and imaginary part must be equal to zero Ohms respectively. The transformer must be designed, represented by its mutual inductance M defined in equations (1) and (2) to fulfil these requirements. Common Source (CS) and cascode topologies without feedback i.e., with L S = 0 as well as Common Gate (CG) topology, cannot achieve simultaneous noise and impedance matching, except by accident, at a single frequency. The LNA exploits the mutual coupling between the spirals of an integrated transformer. The primary side is connected between the gate of the transistor and input of the CS stage, whereas the secondary side is connected to the source of the same transistor. In order to explain the working principle of the proposed method, we considered the small-signal equivalent model of the LNA as shown in Fig. 2 and Fig. 3 . The input impedance of the amplifier (Z IN ) results equal to (3) Where M is the mutual coupling of the spirals L g and L s ( ), where k is the coupling coefficient between the spirals.
LNA DESIGN
A two-stage cascode LNA has been designed in 65 nm CMOS by Predictive Technology Model (PTM). The cascode topology reduces the C gd effects, thus by improving the reverse isolation and gain performance. Two stage LNA consists of four transistors and first stage is for simultaneous noise and input matching and second stage is for gain improvement. The schematic is as shown in Fig. 1 . The DC-blocking capacitor C C is inserted between these two stages. Series inductors L M1 and L M2 are placed between CS and CG circuit. The two stages of the LNA enable us to obtain a gain more than 15 dB. 1. Select optimum bias current (J opt ) for minimum noise figure (NF min ) and higher gain. 2. Select the transistor finger widths, there is a trade-off between the maximum available gain and the layout. 3. Select the number of fingers, as there is a trade-off between low P DC and input resistance for noise. This input resistance is close to 50 Ohms. 4. Choose the second stage optimum load inductor and capacitor. These values provide the output complex conjugate impedance matching to a Z L of 50 Ohms. 5. Choose appropriate values of L D1 and C C of first stage. These values should support interstage matching between two stages.
The optimum values of coupling coefficient (k) and inductor (L s ) have selected by considering the feasibility of the transformer. The widths (W) of all transistors are considered 12 μm. The proposed circuit component sizing is listed in Table 1 . 
RESULTS DISCUSSION
The proposed LNA is simulated in Advanced Design System (ADS) environment. Predictive Technology Model (PTM) 65 nm is imported into ADS and transistor geometries are identified. The simulation results of the proposed LNA design are presented with a brief description of gain, NF, reverse isolation and input/output reflection coefficients. The LNA was biased in the condition of V DD = 1.2 V, V G = 0.65 V. The Fig. 4 shows the simulated S-parameter results of the amplifier. The designed amplifier has a peak gain of 26.15 dB at 54 GHz and next peak gain of 23.16 dB at 60 GHz with a 3 dB bandwidth of (54-64) GHz is 20 dB. The NF is less than 5.5 dB over the frequency range of (50-70) GHz. .5 shows the reflection coefficients, S 11 and S 22 of the proposed LNA. The LNA achieves minimum S 11 of -26.79 dB at 62 GHz, and S 11 less than -15 dB over the frequency range of (57-70) GHz. The output reflection coefficient S 22 is -3.5 dB at 60 GHz.
Fig. 6: P1dB of the proposed LNA
The 1-dB compression point of the proposed LNA is as shown in Fig. 6 . The linear and output power meet at -22 dB. Further increase of input power, the gain starts to saturate from -22 dB onwards. The 1-dB compression point of the LNA is -22 dB. The Third Order Intercept Point (TOI or IIP3) of the proposed cascode LNA is as shown in Fig. 7 . At high frequencies, more number of harmonics are generated and out of these harmonics, the third order is more harmful and close to the fundamental frequency. The third order tone and fundamental tone meet at -15 dBm. IIP3 of the proposed LNA is -15 dB. 
From the results presented in Fig. 8 for LNA design, analyzing stability factor K is found to be greater than 1 as defined in equation (4) (Chikkanagouda R., and Cyril Prasanna Raj P. 2019) . The designed LNA is unconditionally stable for the frequency range of 57 GHz onwards. Comparison chart is presented in Table 2 . It shows mm-wave LNAs with different topologies. The LNA presented in this paper achieves the highest gain for 60 GHz frequency band and minimum noise figure among all previous implementations in technologies. The simulation results indicate that the gain is improved by a factor of 43%, noise figure is improved by a factor of 30% and S 11 is improved by a factor of 31 % by considering MOSFET's width of 12 µm.
CONCLUSION
In this paper, the design of four stage CS LNA is implemented for wideband mm-wave applications. A multiband LNA has been demonstrated in 65 nm RF-CMOS. The transistor geometry has been arrived for designing circuit schematic captured in ADS software. The simulation results demonstrated that the designed LNA is suitable for mm-wave applications of 60 GHz. The maximum gain of 26.15 dB at 54 GHz and 23.16 dB at 60 GHz with NF min is less than 5.5 dB in frequency range of (57-64) GHz are achieved.
